Comments for Steve Leibson http://low-powerdesign.com/sleibson Leibson's Laws and the Penalties for Breaking Them Wed, 18 Jan 2012 19:01:41 +0000 hourly 1 http://wordpress.org/?v=3.1.3 Comment on The return of magnetic memory? A review of the MRAM panel at the Flash Memory Summit by Is MRAM ramping up to the big time? | Denali Memory Report http://low-powerdesign.com/sleibson/2011/09/04/the-return-of-magnetic-memory-a-review-of-the-mram-panel-at-the-flash-memory-summit/comment-page-1/#comment-3248 Is MRAM ramping up to the big time? | Denali Memory Report Wed, 18 Jan 2012 19:01:41 +0000 http://low-powerdesign.com/sleibson/?p=651#comment-3248 [...] “The return of magnetic memory? A review of the MRAM panel at the Flash Memory Summit” [...] [...] “The return of magnetic memory? A review of the MRAM panel at the Flash Memory Summit” [...]

]]> Comment on Generation-jumping 2.5D Xilinx Virtex-7 2000T FPGA delivers 1,954,560 logic cells, consumes only 20W by 3D Thursday: Let’s end 2011 with a high-performance DRAM memory stack design. How would you improve it? | EDA360 Insider http://low-powerdesign.com/sleibson/2011/10/25/generation-jumping-2-5d-xilinx-virtex-7-2000t-fpga-delivers-1954560-logic-cells-consumes-only-20w/comment-page-1/#comment-3247 3D Thursday: Let’s end 2011 with a high-performance DRAM memory stack design. How would you improve it? | EDA360 Insider Wed, 28 Dec 2011 19:14:42 +0000 http://low-powerdesign.com/sleibson/?p=690#comment-3247 [...] Xilinx Virtex-7 2000T FPGA using interposers with 2.5D IC assembly techniques [...] [...] Xilinx Virtex-7 2000T FPGA using interposers with 2.5D IC assembly techniques [...]

]]> Comment on Generation-jumping 2.5D Xilinx Virtex-7 2000T FPGA delivers 1,954,560 logic cells, consumes only 20W by 3D Thursday: Is 2.5D IC assembly “buzz-worthy”? | EDA360 Insider http://low-powerdesign.com/sleibson/2011/10/25/generation-jumping-2-5d-xilinx-virtex-7-2000t-fpga-delivers-1954560-logic-cells-consumes-only-20w/comment-page-1/#comment-3246 3D Thursday: Is 2.5D IC assembly “buzz-worthy”? | EDA360 Insider Thu, 08 Dec 2011 15:14:37 +0000 http://low-powerdesign.com/sleibson/?p=690#comment-3246 [...] 2000T FPGA delivers 1,954,560 logic cells using 6.8 BILLION transistors (UPDATED!)” and “Generation-jumping 2.5D Xilinx Virtex-7 2000T FPGA delivers 1,954,560 logic cells, consumes only 20W”) Now Deepak Sekur, Chief Scientist at Monolithic 3D, has written his own blog titled “Is the [...] [...] 2000T FPGA delivers 1,954,560 logic cells using 6.8 BILLION transistors (UPDATED!)” and “Generation-jumping 2.5D Xilinx Virtex-7 2000T FPGA delivers 1,954,560 logic cells, consumes only 20W”) Now Deepak Sekur, Chief Scientist at Monolithic 3D, has written his own blog titled “Is the [...]

]]> Comment on Generation-jumping 2.5D Xilinx Virtex-7 2000T FPGA delivers 1,954,560 logic cells, consumes only 20W by 3D Thursday: How Xilinx developed a 2.5D strategy for making the world’s largest FPGA and what the company might do next with the technology | EDA360 Insider http://low-powerdesign.com/sleibson/2011/10/25/generation-jumping-2-5d-xilinx-virtex-7-2000t-fpga-delivers-1954560-logic-cells-consumes-only-20w/comment-page-1/#comment-3245 3D Thursday: How Xilinx developed a 2.5D strategy for making the world’s largest FPGA and what the company might do next with the technology | EDA360 Insider Wed, 16 Nov 2011 18:39:37 +0000 http://low-powerdesign.com/sleibson/?p=690#comment-3245 [...] onto a 65nm silicon interposer. (For more information about the Xilinx Virtex-7 2000T, see “Generation-jumping 2.5D Xilinx Virtex-7 2000T FPGA delivers 1,954,560 logic cells, consumes only 20W” and “3D Thursday: Generation-jumping 2.5D Xilinx Virtex-7 2000T FPGA delivers 1,954,560 logic [...] [...] onto a 65nm silicon interposer. (For more information about the Xilinx Virtex-7 2000T, see “Generation-jumping 2.5D Xilinx Virtex-7 2000T FPGA delivers 1,954,560 logic cells, consumes only 20W” and “3D Thursday: Generation-jumping 2.5D Xilinx Virtex-7 2000T FPGA delivers 1,954,560 logic [...]

]]> Comment on Xilinx Zynq EPPs create a new category that fits in among SoCs, FPGAs, and microcontrollers by Want to start writing code for the two ARM Cortex-A9 processors on the Xilinx Zynq-7000 EPP right now? Virtual Platform makes it possible | EDA360 Insider http://low-powerdesign.com/sleibson/2011/03/01/xilinx-zynq-epps-create-a-new-category-that-fits-in-among-socs-fpgas-and-microcontrollers/comment-page-1/#comment-3244 Want to start writing code for the two ARM Cortex-A9 processors on the Xilinx Zynq-7000 EPP right now? Virtual Platform makes it possible | EDA360 Insider Wed, 26 Oct 2011 14:02:04 +0000 http://low-powerdesign.com/sleibson/?p=502#comment-3244 [...] “Xilinx Zynq EPPs create a new category that fits in among SoCs, FPGAs, and microcontrollers” LD_AddCustomAttr("AdOpt", "1"); LD_AddCustomAttr("Origin", "other"); LD_AddCustomAttr("theme_bg", "ffffff"); LD_AddCustomAttr("theme_text", "333333"); LD_AddCustomAttr("theme_link", "0066cc"); LD_AddCustomAttr("theme_border", "f2f7fc"); LD_AddCustomAttr("theme_url", "ff4b33"); LD_AddCustomAttr("LangId", "1"); LD_AddCustomAttr("Autotag", "technology"); LD_AddCustomAttr("Tag", "apps"); LD_AddCustomAttr("Tag", "arm"); LD_AddCustomAttr("Tag", "cortex-a9"); LD_AddCustomAttr("Tag", "eda360"); LD_AddCustomAttr("Tag", "fpga-prototyping"); LD_AddCustomAttr("Tag", "soc-realization"); LD_AddCustomAttr("Tag", "system-realization"); LD_AddCustomAttr("Tag", "tlm"); LD_AddCustomAttr("Tag", "virtual-prototyping-2"); LD_AddCustomAttr("Tag", "arm-cortex-a9"); LD_AddCustomAttr("Tag", "cadence"); LD_AddCustomAttr("Tag", "linux"); LD_AddCustomAttr("Tag", "multi-core-processor"); LD_AddCustomAttr("Tag", "systemc"); LD_AddCustomAttr("Tag", "xilinx"); LD_AddSlot("wpcom_below_post"); LD_GetBids(); Please share this now!ShareLinkedInFacebookEmailTwitterStumbleUponRedditDiggPrintLike this:LikeBe the first to like this post. [...] [...] “Xilinx Zynq EPPs create a new category that fits in among SoCs, FPGAs, and microcontrollers” LD_AddCustomAttr("AdOpt", "1"); LD_AddCustomAttr("Origin", "other"); LD_AddCustomAttr("theme_bg", "ffffff"); LD_AddCustomAttr("theme_text", "333333"); LD_AddCustomAttr("theme_link", "0066cc"); LD_AddCustomAttr("theme_border", "f2f7fc"); LD_AddCustomAttr("theme_url", "ff4b33"); LD_AddCustomAttr("LangId", "1"); LD_AddCustomAttr("Autotag", "technology"); LD_AddCustomAttr("Tag", "apps"); LD_AddCustomAttr("Tag", "arm"); LD_AddCustomAttr("Tag", "cortex-a9"); LD_AddCustomAttr("Tag", "eda360"); LD_AddCustomAttr("Tag", "fpga-prototyping"); LD_AddCustomAttr("Tag", "soc-realization"); LD_AddCustomAttr("Tag", "system-realization"); LD_AddCustomAttr("Tag", "tlm"); LD_AddCustomAttr("Tag", "virtual-prototyping-2"); LD_AddCustomAttr("Tag", "arm-cortex-a9"); LD_AddCustomAttr("Tag", "cadence"); LD_AddCustomAttr("Tag", "linux"); LD_AddCustomAttr("Tag", "multi-core-processor"); LD_AddCustomAttr("Tag", "systemc"); LD_AddCustomAttr("Tag", "xilinx"); LD_AddSlot("wpcom_below_post"); LD_GetBids(); Please share this now!ShareLinkedInFacebookEmailTwitterStumbleUponRedditDiggPrintLike this:LikeBe the first to like this post. [...]

]]> Comment on Generation-jumping 2.5D Xilinx Virtex-7 2000T FPGA delivers 1,954,560 logic cells, consumes only 20W by Generation-jumping 2.5D Xilinx Virtex-7 2000T FPGA delivers 1,954,560 logic cells using 6.8 BILLION transistors (PREVIEW!) | EDA360 Insider http://low-powerdesign.com/sleibson/2011/10/25/generation-jumping-2-5d-xilinx-virtex-7-2000t-fpga-delivers-1954560-logic-cells-consumes-only-20w/comment-page-1/#comment-3243 Generation-jumping 2.5D Xilinx Virtex-7 2000T FPGA delivers 1,954,560 logic cells using 6.8 BILLION transistors (PREVIEW!) | EDA360 Insider Tue, 25 Oct 2011 14:09:10 +0000 http://low-powerdesign.com/sleibson/?p=690#comment-3243 [...] an in-depth look at the low-power design aspects of this announcement, see my blog post at [...] [...] an in-depth look at the low-power design aspects of this announcement, see my blog post at [...]

]]> Comment on Can the Magneticians finally succeed in getting MRAM launched as a viable, low-power ASIC NV memory? by New memory models support system design for next year’s introduction of Everspin STT MRAMs | EDA360 Insider http://low-powerdesign.com/sleibson/2009/10/03/can-the-magneticians-finally-succeed-in-getting-mram-launched-as-a-viable-low-power-asic-nv-memory/comment-page-1/#comment-3240 New memory models support system design for next year’s introduction of Everspin STT MRAMs | EDA360 Insider Mon, 03 Oct 2011 19:03:36 +0000 http://low-powerdesign.com/sleibson/?p=148#comment-3240 [...] “The return of magnetic memory? A review of the MRAM panel at the Flash Memory Summit” and “Can the Magneticians finally succeed in getting MRAM launched as a viable, low-power ASIC NV memory?” on the www.low-powerdesign.com Web site.) Although Everspin has been shipping MRAM products for [...] [...] “The return of magnetic memory? A review of the MRAM panel at the Flash Memory Summit” and “Can the Magneticians finally succeed in getting MRAM launched as a viable, low-power ASIC NV memory?” on the http://www.low-powerdesign.com Web site.) Although Everspin has been shipping MRAM products for [...]

]]> Comment on The return of magnetic memory? A review of the MRAM panel at the Flash Memory Summit by New memory models support system design for next year’s introduction of Everspin STT MRAMs | EDA360 Insider http://low-powerdesign.com/sleibson/2011/09/04/the-return-of-magnetic-memory-a-review-of-the-mram-panel-at-the-flash-memory-summit/comment-page-1/#comment-3239 New memory models support system design for next year’s introduction of Everspin STT MRAMs | EDA360 Insider Mon, 03 Oct 2011 19:02:23 +0000 http://low-powerdesign.com/sleibson/?p=651#comment-3239 [...] (MRAM) including some recent coverage of a terrific MRAM panel at the Flash Memory Summit. (See “The return of magnetic memory? A review of the MRAM panel at the Flash Memory Summit” and “Can the Magneticians finally succeed in getting MRAM launched as a viable, low-power ASIC [...] [...] (MRAM) including some recent coverage of a terrific MRAM panel at the Flash Memory Summit. (See “The return of magnetic memory? A review of the MRAM panel at the Flash Memory Summit” and “Can the Magneticians finally succeed in getting MRAM launched as a viable, low-power ASIC [...]

]]> Comment on Future cars: The word from GM at IDC’s Smart Technology World conference by Is “app crashes” headline news? It is when it’s driving a car from Google | EDA360 Insider http://low-powerdesign.com/sleibson/2011/05/01/future-cars-the-word-from-gm-at-idc%e2%80%99s-smart-technology-world-conference/comment-page-1/#comment-3237 Is “app crashes” headline news? It is when it’s driving a car from Google | EDA360 Insider Mon, 08 Aug 2011 20:15:41 +0000 http://low-powerdesign.com/sleibson/?p=535#comment-3237 [...] spoke about such vehicles at the IDC Smart Technology Conference held in San Francisco. (See “Future cars: The word from GM at IDC’s Smart Technology World conference”) During his speech, Shaw said that to make cars that won’t crash, you need drivers that [...] [...] spoke about such vehicles at the IDC Smart Technology Conference held in San Francisco. (See “Future cars: The word from GM at IDC’s Smart Technology World conference”) During his speech, Shaw said that to make cars that won’t crash, you need drivers that [...]

]]> Comment on Going against the low-power grain to resurrect and improve a 31-year-old HP calculator by Geoff http://low-powerdesign.com/sleibson/2011/05/01/going-against-the-low-power-grain-to-resurrect-and-improve-a-31-year-old-hp-calculator/comment-page-1/#comment-3236 Geoff Thu, 07 Jul 2011 04:35:44 +0000 http://low-powerdesign.com/sleibson/?p=546#comment-3236 This is the greatest HP 41 advance in 30 years. First the 41C then Synthetics for the 41, then the 41CV, 41CX and now to top them all and to bring a calculator into the 21st century: the HP 41CL by Monte. Beta testing the unit now and it is fantastic! This is the greatest HP 41 advance in 30 years. First the 41C then Synthetics for the 41, then the 41CV, 41CX and now to top them all and to bring a calculator into the 21st century:

the HP 41CL by Monte.

Beta testing the unit now and it is fantastic!

]]>